

WHAT IS CLAIMED IS:

1. A data processing device comprising:
 - a microprocessor for fetching and executing an instruction;
 - 5 a coprocessor for storing data managed by the microprocessor;
 - a microprocessor data cache for storing data managed by the microprocessor;
 - an X-data cache for storing a first data group managed by the coprocessor; and
 - 10 a Y-data cache for storing a second data group managed by the coprocessor.
2. The data processing device of claim 1, wherein the microprocessor conducts arithmetic operations for integers and floating points, and Boolean functions.
15
3. The data processing device of claim 1, wherein the coprocessor executes a digital signal processor function operable with at least one of video, audio, video capture and play-back, telephone communication, voice identification and synthesis, and multimedia communication.
20

4. The data processing device of claim 3, wherein the digital signal processor function is micro-coded with at least one of finite impulse response and infinite impulse response filters, a Fourier transform, a correlation function, a matrix multiplication, and a Taylor series function.

5

5. A data processing device comprising:
a microprocessor for fetching and executing an instruction;
a coprocessor for storing data managed by the microprocessor;
an X-data cache for storing a first data group managed by the
10 coprocessor; and
a Y-data cache for storing a second data group managed by the
coprocessor;
wherein the microprocessor selects an alternative one of the X-data
cache and the Y-data cache to store data managed by the microprocessor.

15

6. The data processing device of claim 5, wherein the microprocessor
conducts arithmetic operations for integers and floating points, and Boolean
functions.

20

7. The data processing device of claim 5, wherein the coprocessor
executes a digital signal processor function operable with at least one of video,
audio, video capture and play-back, telephone communication, voice
identification and synthesis, and multimedia communication.

8. The data processing device of claim 7, wherein the digital signal processor function is micro-coded with at least one of finite impulse response and infinite impulse response filters, a Fourier transform, a correlation function, a matrix multiplication, and a Taylor series function.

5

9. A computer system comprising:

- a system bus;
- a host processor for receiving, decoding, and executing an instruction;
- an arbiter for controlling priorities for system bus access;

10 a data processing unit for performing a digital signal processing operation subject to the host processor; and

- an external memory for storing data managed by the data processing unit;

15 wherein the data processing unit comprises:

- a microprocessor for fetching and executing an instruction;
- a coprocessor for storing data managed by the microprocessor;
- a microprocessor data cache for storing data managed by the microprocessor;

20 an X-data cache for storing a first data group managed by the coprocessor; and

- a Y-data cache for storing a second data group managed by the coprocessor.

10. The computer system of claim 9, further comprising a slave in accordance with a need of a user.

11. The computer system of claim 10, wherein the slave comprises at least 5 one of a storage extension module, a video control extension module, a multimedia extension module, and a communication extension module.

12. The computer system of claim 10, further comprising a decoder for addressing the data processing unit and the slave.

10

13. The computer system of claim 9, wherein the external memory comprises:

a microprocessor data field for storing data to and/or from the microprocessor data cache;

15

an X-data field for storing to and/or from the X-data cache; and a Y-data field for storing to and/or from the Y-data cache.

20

14. The data processing device of claim 9, wherein the microprocessor conducts arithmetic operations for integers and floating points, and Boolean functions.

15. The data processing device of claim 9, wherein the coprocessor executes a digital signal processor function operable with at least one of video, audio, video capture and play-back, telephone communication, voice identification and synthesis, and multimedia communication.

5

16. The data processing device of claim 15, wherein the digital signal processor function is micro-coded with at least one of finite impulse response and infinite impulse response filters, a Fourier transform, a correlation function, a matrix multiplication, and a Taylor series function.

10

17. A computer system comprising:
a system bus;
a host processor for receiving, decoding, and executing an instruction;
an arbiter for controlling priorities for system bus access;
15 a data processing unit for performing a digital signal processing operation subject to the host processor; and
an external memory for storing data managed by the data processing units;

wherein the data processing unit comprises:
20 a microprocessor for fetching and executing an instruction;
a coprocessor for storing data managed by the microprocessor;
an X-data cache for storing a first data group managed by the coprocessor; and

1 a Y-data cache for storing a second data group managed by the
2 coprocessor.

3 18. The computer system of claim 17, further comprising a slave in
4 accordance with a need of a user.

5 19. The computer system of claim 18, wherein the slave comprises at least
6 one of a storage extension module, a video control extension module, a
7 multimedia extension module, and a communication extension module.

10

11 20. The computer system of claim 18, further comprising a decoder for
12 addressing the data processing unit and the slave.

15

16 21. The computer system of claim 17, wherein the external memory
17 comprises:

18 a microprocessor data field for storing data to and/or from the
19 microprocessor data cache;
20 an X-data field for storing to and/or from the X-data cache; and
21 a Y-data field for storing to and/or from the Y-data cache.

22

23 22. The data processing device of claim 17, wherein the microprocessor
24 conducts arithmetic operations for integers and floating points, and Boolean
25 functions.

23. The data processing device of claim 17, wherein the coprocessor executes a digital signal processor function operable with at least one of video, audio, video capture and play-back, telephone communication, voice identification and synthesis, and multimedia communication.

5

24. The data processing device of claim 23, wherein the digital signal processor function is micro-coded with at least one of finite impulse response and infinite impulse response filters, a Fourier transform, a correlation function, a matrix multiplication, and a Taylor series function.